Abstract
Introduction
For the approximate analysis of linear RC/RLC circuits modeling interconnect structures, transmission lines, semiconductor lattice etc the method of choice is AWESIM [7] . AWESIM matches moments and derivatives of the complete network with that of an approximate model for the network, and generates a lower order transfer function between each pair of input and output ports. Moment (derivative) computation involves computation of A ,1 X (AX), for a given vector X, where A, which is not available explicitly, is a state matrix of the given network. Any linear circuit simulator based on spectral methods needs the computation of eigenvalues and corresponding eigenvectors. These are typically computed using Lanczos and other subspace iteration based methods [1, 10] , which require a routine to compute A ,1 X and AX (for given X).
In order to compute the A ,1 X (AX) one replaces each capacitor by a current (voltage) source and each inductor by voltage (current) source of appropriate value and then computes the voltage across (current through) these current (voltage) sources and current through (voltage across) these voltage (current) sources. This results in an electrical network containing resistors, voltage sources and current sources. See Figure 1 for the structure of DC circuits for moments and derivative computations of an RLC circuit.
Typically for the RLC circuits modeling interconnect structures almost half of the nodes in the circuits are connected to ground or other nodes via capacitors. So is the case with the circuits modeling transmission lines. When we go on to use standard methods like SPICE [5] , which uses Modified Nodal Analysis (MNA) [4, 6] to compute current through the voltage sources and voltage across the current sources present in the circuit, we get a system of linear equations of size equal to number of nodes plus number of voltage sources. This, keeping in mind the kind of circuits we have to solve, results in a matrix of size almost 1.5 times the number of nodes in the circuit. On top of this the resulting matrix is also non positive definite and hence we have to use methods like sparse LU to solve the system of equations.
We present a method (which we call two-graph method) based on the ideas of writing the KCE for two graph minors [6] . These minors are obtained from the underlying graph of the network by short circuiting suitably chosen set of branches. This results not only in a system of linear equations of size much less than the number of nodes present in the circuit, but also gives, when all the resistors are positive valued, a positive definite matrix, which can be factored into its Cholesky factors for the solution of linear equations. Note that in general the factoring of symmetric positive definite matrix is numerically more stable, and independent of pivot size, as compared to LU factoring for asymmetric matrices. Also the memory requirement is much less for computing Cholesky factors, as only the lower or upper triangular part of the matrix need to be stored. We give a brief detail of MNA in Section 2, discuss the two-graph method in Section 3, illustrate it with an example in Section 4, give some implementation details in Section 5, present the memory and time complexity analysis in Section 6, report some experimental results in Section 7 and finally give conclusions in Section 8.
Modified Nodal Analysis
In this section we briefly describe the Modified Nodal Analysis (MNA) method for solving electrical networks. For the basic terminologies (in this and subsequent sections) we refer the reader to [2, 6] . MNA is a simple technique which is applicable to all kinds of networks. We describe it only for analysis of networks containing resistors, current sources and voltage sources, since this is the type of circuits of interest in the present paper. Let G be the underlying graph of the given electrical network, whose edge set is partitioned into three sets, viz G the set of resistors, J The great merit of above set of equations is that it has a very sparse matrix. The sparsity of matrix is controlled by the submatrix A rG GA T rG , which has k + 1 entries in ith row (equivalently column, as the matrix is symmetric) if the node i is connected to k other nodes in G. There are many heuristics to solve such sparse system of equations. Given this and the generality of the method, it is used heavily in circuit simulation. Indeed it is the method used in the general purpose circuit simulator SPICE (see for instance [4] If we convert the coefficient matrix into the upper triangular form using the order of the rows as the order of pivoting (using a nonzero entry of a column to reduce all entries underneath it to zero) we would encounter a zero pivot by the time we reach the end of the rows of A rG GA T rG . To avoid this the rows have to be reordered differently from the columns as otherwise the undesirable zero pivot persists. This disturbs the symmetry of the matrix and reduces the efficiency of the solution technique. Also note that the size of the matrix is number of nodes plus number of voltage sources (i.e., cardinality of set E).
If the set E is relatively large then not only is the matrix of bigger size, but also has a bigger zero submatrix along the principle diagonal. This is highly unsuitable for iterative methods of solution of linear equations, such as the conjugate gradient technique. These iterative methods usually perform well when the matrix is positive definite or failing that, has a large (relative to the size of the matrix) positive definite principal diagonal submatrix.
In the next section we describe a procedure called twograph method, which results in a smaller size (number of nodes minus number of voltage sources) symmetric positive definite matrix, which can either be solved using iterative methods or Cholesky factorization.
Two-graph Method
We note that for the solution of networks composed of G; E and J, the essential structure of the equations and the resulting matrices is determined by the graph obtained by open circuiting the J branches and short circuiting the E branches. We use this to develop a method which exploits the presence (of large number) of voltage sources E and results in a set of equations which have symmetric positive definite matrix. We write the KCE for the network obtained by short circuiting the E branches and then write the remaining KCE for the network obtained by short circuiting a forest of the underlying graph of this network. In other words, we construct two graphs from the underlying graph of the network and then solve them simultaneously. Hence we call our method two-graph method, which we now formulate. A general theory for such methods may be found in [6] .
Let G be the graph of the given network, containing no cutsets of current sources J and no loops of voltage source E (to ensure unique solution). Let G GJ denote the graph obtained by short circuiting the E branches (voltage sources in the network). It follows that G GJ contains no current source cutsets. Let G t be a forest of G GJ made up only of resistive branches. Let G 0 be the graph obtained from G by short circuiting the branches in G t and replacing them by self loops. Clearly in G 0 the voltage sources contain no loops. Let A rG A rJ be a reduced incidence matrix of G GJ (obtained by deleting one row per component) and let A 0 rG A 0 rJ A 0 rE be a reduced incidence matrix of G 0 .
We need the following theorem to derive our method of analysis. 
Proof: If a graph G 1 is obtained by short circuiting some branches of G and replacing them by self loops then it is clear that every KCE of G 1 is also a generalized KCE of G. (A generalized KCE states that the net current leaving a supernode is zero). Each row of Equation 1 is the KCE of such a graph. Hence every row of Equation 1 is a generalized KCE of G. Next these equations are linearly independent, for (i) the first and second sets of rows are separately independent since they are rows of reduced incidence matrices of graphs, (ii) the first and second sets of rows are independent of each other since the columns corresponding to G t (which is a forest of G GJ ) are independent in the first set and contain only zeros in the second set of rows. 
Illustrative Example
We illustrate the two-graph method with an example. In Figure 3 gives these two graphs for the example being considered. Once again note that the nodes 1 and 0 of G 0 are composed of nodes f1,2g and f0,4,5g of G respectively. We then solve the networks associated with G GJ and G 0 simultaneously. These networks N GJ and N 0 are given in Note that only the matrix A rG GA T rG and its factors are computed explicitly. All other matrices are stored/operated upon implicitly through the graph G, G GJ and G 0 . 
Implementation Details
We have implemented the two-graph method as a c++ software. The input syntax is kept same as that for SPICE. In our implementation we have kept the topological and device characteristic parts separate. In other words we first do all that can be done without knowing the device values (values of resistors, voltage sources and current sources). This includes the creation of data structures, formulation of equations, pre-factorization ordering to minimize the fillins, symbolic factorization of the A rG GA T rG matrix and memorizing various pointers and references to speed up the subsequent solution of the DC circuits with same topology and device values. Once these topological computations are made, we fill in the values of resistors, voltage sources and current sources at appropriate places. Such an implementation is best suited for repeated solutions of DC circuits with same topology and different device values, a requirement commonly faced in AWESIM and other spectral methods for analysis of linear networks. Our implementation uses sophisticated data structures wherever required, without trading off memory, and is general enough to handle disconnected circuits, circuits with various 2-connected components and circuits with negative resistors. In the presence of negative resistors the matrix A rG GA T rG is not necessarily positive definite. Thus we compute its LU factors using the sparse symmetric matrix implementation.
Complexity Analysis
First we note that the graph G GJ can be constructed by finding the connected components of the graph G E, (which is a graph on only the edge set E and their endpoints) and then assigning a unique supernode number to all the nodes of a connected component (of G E) in the graph G RJ . This can be done in O(jEj + n) time and space, where jEj is the number of voltage sources in the graph G and n is the number of nodes in G. For 5 we construct the graph G 0 which is obtained from G by shorting the branches G t (that is a forest of G GJ ). Once again this can be done in O(jG t j+n) time and space, where jG t j is the rank of the graph G GJ .
Solution of Equation 5
can be done by doing a BFS on the graph G 0 , which takes O(jSj+n) time, where jSj is the total number of branches in the graph G. Solution of Equation 4 is equivalent to computing the tree (or forest) branch currents, given the cotree (or coforest) branch currents. This can also be done in O(jSj+n) time. Finally the solution of Equation 3 can be done by computing the Cholesky factors of the matrix on to its left hand side. This takes the bulk of the effort. The size of the matrix is (rank of G -rank of G 0 ), which could be much less than the rank of G if there are many voltage sources present in the network. Note that MNA gives a system matrix of size (rank of G + jEj), and the matrix is asymmetric non positive definite. Such a matrix has to be factored into its LU factors, for which both L and U factors are to be stored into memory. To exploit the sparsity while doing factorization, a more complicated data structure has to be used which takes memory for an integer and a pointer variable extra per non-zero entry in factors L and U, as compared to the simple data structure that we can use while computing Cholesky factors, exploiting the sparsity. On top of it we need only store the factor L for the Cholesky factor of A rG GA T rG = LL T . We use the dynamic minimum degree ordering [3] for controlling the fillins in the Cholesky factor L. The methods of choice (the one used in SPICE) for controlling the fillins in LU factors is Markowitz and modified Markowitz method [9] .
Memory requirement for all the graph operations is O(jSj+n). The matrix A rG GA T rG is stored column wise.
For each column we store the non-zero entries with their values and row index. This has to be compared with the data structure used in SPICE, where with each non-zero entry its row index, column index, a pointer to the next non-zero entry on its right and next non-zero entry below it are stored.
Further we store only the L factor. In general one gets lower percentage fillins for Cholesky factors as compared to LU factors. However even for same percentage fillins our memory requirement is at most 1/4th of LU factor storage.
Finally we compare the two-graph method with a path tracing method given in [8] . In [8] a fast (linear time) method is given to solve DC circuits which are commonly encountered in interconnect analysis. Those DC circuits are characterized to have no resistor loops in their G GJ graph.
With two-graph method such DC circuits are solved in linear time. This is done by choosing monotonic tree ordering for computing the Cholesky factors of A rG GA T rG .
This ordering ensures zero fillins and hence the complete analysis can be done in linear time with linear space. It may be noted that as the number of resistor loops (in G GJ graph) increase, the path tracing method reduces to an efficient implementation of MNA. However two-graph method performs better than MNA for all DC circuits. Further in the presence of large number of voltage sources it outperforms MNA by huge margins.
Experimental Results
In this section we compare the performance of the twograph approach with SPICE. We performed experiments on randomly generated DC circuits of various size with many (about one fourth of total number of nodes in the grid) voltage or current sources. The structure of the circuits strongly resembles the DC circuits which are encountered during analysis of RLC circuits modeling interconnects. The circuits have incomplete grid of resistors with many grid edges replaced by voltage (current) sources and about one fourth of grid nodes connected to datum node with voltage (current) sources. The specifications of the test circuits is given in Table 1 . Also given in Table 1 is the comparison of the time taken to solve these test circuits, directly using SPICE and with two-graph method. Note that for G30k circuit the two-graph method performs more that 120 times faster than SPICE. This is due to our exploiting the presence of large number of voltage sources in the circuit. In Table 2 we show that solving a RV circuit (circuit with resistors and voltage sources) is easier than solving a RJ circuit (circuit with resistors and current sources). Both circuits are exactly same except that voltage sources in one are replaced by current sources in the other. Note that the time taken by RV circuits grows almost linearly with the number of nodes. This is due to the fact that, when we short circuit the voltage sources in RV circuits, we get the graph G GJ It is unfair to SPICE, to compare its performance for DC circuit solution with a method which is aimed specifically for doing that. We could not perform experiments on G40k onwards with SPICE due to memory limitations. However the two-graph approach could go through with limited memory resources due to its reduced memory requirement. Also note from Table 1 that the number of resistors is almost two times the number of nodes in each test circuit. Thus the path tracing algorithm [8] will not perform well on such circuits. We conducted all the experiments on a Pentium Pro machine with 64MB RAM and 200MHz clock speed.
Conclusions
We feel that there is a case for reviving topological methods for solving electrical networks. With suitably chosen graph algorithms and their efficient implementations such methods not just compete favorably with other methods, but perform much better in special situations. We have presented a method which exploits the topology of the circuit. The method is general enough to solve all DC circuits composed of resistors, current sources and voltage sources effi- 
